File talk:Full-adder logic diagram.svg

来自Wikimedia Commons
跳转到导航 跳转到搜索

This circuit fails (at least in Logisim) if A and Cin are on. Cout should be 1, but is 0. An additional AND gate between A and Cin is needed before the OR gate. --220.237.123.153 06:15, 19 August 2017 (UTC)[回复]

取自“https://commons.wikimedia.org/w/index.php?title=File_talk:Full-adder_logic_diagram.svg&oldid=255764867”