File:JFET Transistor.svg

From Wikimedia Commons, the free media repository
Jump to navigation Jump to search

Original file(SVG file, nominally 600 × 210 pixels, file size: 9 KB)

Captions

Captions

Add a one-line explanation of what this file represents

Summary

[edit]
Description
Polski: Uproszczona budowa tranzystora polowego złączowego (JFET): S – źródło, D – Dren, G – Bramka, 1 – Ładunek przestrzenny, 2 – Kanał.
Date
Source Na podstawie: Stacewicz T., Kotlicki A., Elektronika w laboratorium naukowym, Wydawnictwo Naukowe PWN, Warszawa 1994, ISBN 83-01-11531-9
Author Vectorization: Harkonnen²

Licensing

[edit]
Public domain I, the copyright holder of this work, release this work into the public domain. This applies worldwide.
In some countries this may not be legally possible; if so:
I grant anyone the right to use this work for any purpose, without any conditions, unless such conditions are required by law.

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current18:15, 24 June 2007Thumbnail for version as of 18:15, 24 June 2007600 × 210 (9 KB)Harkonnen2 (talk | contribs){{Information |Description=Uproszczona budowa tranzystora polowego złączowego (JFET); S- źródło, D - Dren, G - Bramka; 1. Ładunek przestrzenny, 2. Kanał |Source=Stacewicz T., Kotlicki a., "Elektronika w laboratorium naukowym", Wydawnictwo naukowe P

There are no pages that use this file.

File usage on other wikis

The following other wikis use this file: